

FIG.1 PRIOR ART




FIG. 2 PRIOR ART

2014T20-666200T




FIG. 3 PRIOR ART




FIG. 4 PRIOR ART

FIG. 5 PRIOR ART




FIG.6 PRIOR ART




FIG. 7 PRIOR ART




FIG. 8




FIG. 9




The diagram illustrates a NAND cell unit within a semiconductor device. It shows two vertical columns of transistors, labeled BLe and BLo, connected to a common source line (CELSRC) at the bottom. The columns are connected to word lines (WL1, WL2, ..., WL16) and signal gates (SG1, SG2). A dashed line indicates the NAND cell unit. The diagram also shows the row and column directions, with a vertical arrow labeled 'COLUMN DIRECTION' and a horizontal arrow labeled 'ROW DIRECTION'.

CAk1  
CBk2  
CCk3

CSL i

FIG. 11



The diagram illustrates a memory array structure. At the top, a **POTENTIAL GENERATING CIRCUIT** (9A) is connected to a **SWITCHING CIRCUIT** (9B). The switching circuit controls a grid of memory cell blocks. The grid is defined by word lines **WL1~WL16** and segment gates **SG1, SG2**. The array is organized into four rows of memory cell blocks, each containing a **NAND CELL UNIT**. The rows are labeled **FIRST MEMORY CELL BLOCK**, **SECOND MEMORY CELL BLOCK**, **THIRD MEMORY CELL BLOCK**, and **FOURTH MEMORY CELL BLOCK**. Each row is associated with a **RDECADS** (22) signal. The array is also connected to **RADD** (1) signals (RADD1, RADD2, RADD3, RADD4) and **RMA IN** (3) signals (RMA IN1, RMA IN2, RMA IN3, RMA IN4). The array is further divided into **CG1~CG16** columns. The **ROW DIRECTION** is indicated by a double-headed arrow at the bottom, and the **COLUMN DIRECTION** is indicated by a double-headed arrow on the right side. The **BIT LINE** is labeled at the bottom.

FIG. 13




FIG. 14




FIG.15




FIG. 16







FIG. 18








FIG. 20

PROGRAM OF EVEN PAGE DATA




FIG. 21

PROGRAM OF ODD PAGE DATA




FIG. 22

READ01




FIG. 23

204720-666200




FIG. 24

# READ OF EVEN PAGE DATA




FIG. 25

READ00 ODD PAGE




FIG. 26

# READ OF ODD PAGE DATA




FIG. 27

PROGRAM OPERATION OF EVEN PAGE DATA




FIG. 28

10073999-021402



**PROGRAM** WHEN LSB, WLs NEIGHBORING SELECTED WL SET Vss  
 PROGRAM COMPLETION DETECTION IS OPERATED T00  
 IN PERIOD CCLK1~10




FIG. 29

# PROGRAM OF EVEN PAGE DATA (SUPPLY PROGRAM PULSE)




FIG. 30

VERIFY10 EVEN PAGE





FIG. 31

# PROGRAM OF EVEN PAGE DATA ("10" VERIFY READ)



	"11"-PROGRAMMING		"10"-PROGRAMMING
STATE OF SELECTED CELL	"11"	"10"DEFICIENT	"10"SUFFICIENT
BIT LINE	L	L	H
DTNij(Naij)	H	L	H -> TO LATCH CIRCUIT LATCH1

FIG. 32

# PROGRAM COMPLETION DETECTION

PERIOD CCLK5~9 IS OMITTED IN EVEN PAGE(NOTES:CCLK5=CCLK9)  
PERIOD CCLK5~9 IS OPERATED IN ODD PAGE




FIG. 33

204720.666E700T

# PROGRAM OF EVEN PAGE DATA (PROGRAM COMPLETION DETECTION)




FIG. 34

20473999.021402




FIG. 35

# INTERNAL DATA LOAD 1ST/3RD QUARTER

CASE OF ODD PAGE PROGRAMMING ——— 1ST QUARTER  
 ----- 3RD QUARTER




FIG. 36



# INTERNAL DATA LOAD 2ND/4TH QUARTER

CASE OF ODD PAGE PROGRAMMING

—— 2nd QUARTER  
 - - - - 4th QUARTER




FIG. 37

204F20-666E/00F

# PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 1ST QUARTER)





FIG. 38

204120-666E/001

# PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 2ND QUARTER)




ODD PAGE DATA	"1"	"0"
CAP2ij	"H"	"L"
DTNij	"H"	"L"

EVEN PAGE DATA	"1"	"0"
CAP1ij	"L"	"H"

FIG. 39

# PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 3RD QUARTER)




EVEN PAGE DATA	"1" "0"
CAP1ij	"L" "H"
DTNij	"H" "L"

-----> MOVEMENT OF ODD PAGE DATA  
 —————> MOVEMENT OF EVEN PAGE DATA

FIG. 40

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 4TH QUARTER)



ODD PAGE DATA	"1" "0"
CAP2ij	"H" "L"
DTNij	"H" "L"

EVEN PAGE DATA	"1" "0"
CAP1ij	"H" "L"

FIG. 41

**VARIFY01**

ODD PAGE




FIG. 42

# PROGRAM OF ODD PAGE DATA ("01" VERIFY READ)

- "11", "10"-PROGRAMMING → "H" (ODD PAGE DATA "1")
- "00", "01"-PROGRAMMING (DEFICIENT) → "L" (ODD PAGE DATA "0")
- "01"-PROGRAMMING (SUFFICIENT) → "H" (ODD PAGE DATA "0" → "1")
- \* "00"-PROGRAMMING (SUFFICIENT) → "10"-PROGRAMMING (ODD PAGE DATA "0" → "1")




FIG. 43

RCLK

**SCLK**

RRCV

9/1

13

17/13

1 2 3 4 5 6 7    8 | 2 3 4 5 6 7 8 9 10 11 12 | 14 |    16 | 2 |

SGD

CG unselect

CG select

SGS

**BLCRL**

BLe

BLo

**CELSRC**

BIASe

BIASo

BLS

BLS

**BLCLMP**

BLPRE

**BLC**

**nPRST**

SEN

LAT

REG

REG

DTG

DTG

**BOO!**

**CAPCRG**

VRE

**COMHn**

**BSTON**

**VRDEC**

## TransferG1.2

# ROWGATE

**ROWERASE1, 2**

ROWPROG1.

ROWERASE3n


FIG. 44



2047399-021402

# PROGRAM OF ODD PAGE DATA ("00" VERIFY READ)

- "11", "10"-PROGRAMMING → "H" (ODD PAGE DATA "1")
- "00", "01"-PROGRAMMING (DEFICIENT) → "L" (ODD PAGE DATA "0")
- "00"-PROGRAMMING (SUFFICIENT) → "H" (ODD PAGE DATA "0" → "1")
- \* "01"-PROGRAMMING (SUFFICIENT) → "11"-PROGRAMMING (ODD PAGE DATA "0" → "1")



	"11", "10"-PROGRAMMING		"00"-PROGRAMMING		"01"-PROGRAMMING	
STATE OF SELECTED CELL			DEFICIENT	SUFFICIENT	DEFICIENT	SUFFICIENT
BIT LINE	L	L	L	H	H OR L	H
DTNi j			↓	↓		
(PERIOD REG1="H")	L	L	L	H	L	L
DTNi j			↓	↓		
(PERIOD REG2="H")	H		L	H	L	H
	NO DATA CHANGE		CHANGE OF ODD PAGE DATA "0" → "1"		NO DATA CHANGE	
					TO LATCH CIRCUIT LATCH1	

FIG. 45

204120"666E200T




FIG. 46

# ERASE VERIFY READ

VERIFY OF EVEN COLUMN→ALL DETECTION→DETECTION OF FAIL CELL NUMBER(Y-SCAN)→VERIFY OF ODD COLUMN→ALL DETECTION→DETECTION OF FAIL CELL NUMBER(Y-SCAN)




FIG. 47

# ERASE COMPLETION DETECTION




FIG. 48

204720"666E2001

# DRAM BURN-IN OPERATION




FIG. 49

# REFRESH




FIG. 50

**FIG. 51**




FIG. 52




FIG. 53

204T20-666E7001  
10073999-021402




FIG. 54




FIG. 55



2011.20" 666E400F




FIG. 56

FIG. 57




FIG. 58




FIG. 59




FIG. 60A




FIG. 60B




FIG. 60C




FIG. 60D





FIG. 61

204120-666E2001






FIG. 63

204420" 666E2001




FIG. 64



204T20-666E/00T 10073999-021402




FIG. 65

204720-666E200F




FIG. 66

204420" 666E200F




FIG. 67

204K20-666Z00F




FIG. 68

204720"666E200F

TRANSFER OF PROGRAM DATA




FIG. 69

10073999.021402  
201120" 666E200T




FIG. 70

10073999-021402

# SUPPLY OF PROGRAM PULSE




FIG. 71

# TRANSFER OF PROGRAM DATA




FIG. 72



204T20-666E200F




FIG. 73




FIG. 74

	STEP1-1	STEP1-2	STEP1-3	STEP1-4	STEP1-5	STEP1-6	STEP1-7
TrNA1	ON	OFF	OFF	ON	OFF	OFF	OFF
TrNA2	OFF	ON	OFF	OFF	ON	ON	OFF
TrNA3	OFF	OFF	ON	OFF	OFF	OFF	OFF
TrNB1	OFF→ON	OFF	OFF	OFF→ON	OFF	OFF	ON
TrNB2	OFF	OFF→ON	OFF	OFF	OFF→ON	ON	OFF
TrNB3	OFF	OFF	OFF→ON	OFF	OFF	OFF	OFF
CellA1	DATA LOAD	DATA RETENTION	DATA RETENTION	REFRESH	PROGRAMMING	DATA TRANSFER FROM BLB1 TO DL	
CellA2	DATA LOAD	DATA RETENTION	DATA RETENTION	REFRESH	PROGRAMMING	DATA RETENTION	
CellA3	DATA LOAD	DATA RETENTION	DATA RETENTION	REFRESH	PROGRAMMING	DATA RETENTION	

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG. 75

204120" 666E700T

		STEP1-8	STEP1-9	STEP1-10	STEP1-11	STEP1-12
TrNA1		ON	OFF	OFF	OFF	OFF
TrNA2		OFF	OFF	ON	OFF	OFF
TrNA3		OFF	OFF	OFF	OFF	ON
TrNB1		OFF→ON	OFF	OFF	OFF	OFF
TrNB2		OFF	ON	OFF→ON	OFF	OFF
TrNB3		OFF	OFF	OFF	ON	OFF→ON
Cell A1		VERIFY ----- DATA RETENTION -----				
Cell A2		DATA RETENTION	DATA TRANSFER FROM BLB2 TO DL	VERIFY -----	DATA RETENTION	-----
Cell A3		DATA RETENTION	-----			DATA TRANSFER FROM BLB3 TO DL
					VERIFY	

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG.76

	STEP1-13	STEP1-14	STEP1-15	STEP1-16	STEP1-17
TrNA1	OFF	ON	OFF	OFF	OFF
TrNA2	OFF	OFF	OFF	ON	ON
TrNA3	OFF	OFF	OFF	OFF	OFF
TrNB1	ON	OFF	OFF	OFF	OFF
TrNB2	OFF	OFF	ON	OFF	ON
TrNB3	OFF	OFF	OFF	OFF	OFF
Cell A1	DATA TRANSFER FROM BLB1 TO DL	DATA TRANSFER FROM DL TO BLA1	DATA RETENTION	PROGRAMMING	
Cell A2	DATA RETENTION	DATA TRANSFER FROM BLB2 TO DL	DATA TRANSFER FROM DL TO BLA2	PROGRAMMING	
Cell A3		DATA RETENTION	PROGRAMMING		

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG.77




FIG. 78